N well implants to separate blocks in a flash memory device

ABSTRACT

A semiconductor memory device that has an isolated area formed from one conductivity and formed in part by a buried layer of a second conductivity that is implanted in a substrate. The walls of the isolated area are formed by implants that are formed from the second conductivity and extend down to the buried layer. The isolated region has implanted source lines and is further subdivided by overlay strips of the second conductivity that extend substantially down to the buried layer. Each isolation region can contain one or more blocks of memory cells.

RELATED APPLICATIONS

This is a divisional of U.S. application Ser. No. 12/246,142, titled “N WELL IMPLANTS TO SEPARATE BLOCKS IN A FLASH MEMORY DEVICE,” filed Oct. 6, 2008 and issued as U.S. Pat. No. 8,084,843 on Dec. 27, 2011, which is a divisional of U.S. application Ser. No. 11/126,826, titled “N WELL IMPLANTS TO SEPARATE BLOCKS IN A FLASH MEMORY DEVICE,” filed May 11, 2005 and issued as U.S. Pat. No. 7,443,009 on Oct. 28, 2008, which are commonly assigned and incorporated herein by reference.

TECHNICAL FIELD

The present invention relates generally to memory devices and in particular the present invention relates to flash memory devices.

BACKGROUND

Memory devices are typically provided as internal, semiconductor, integrated circuits in computers or other electronic devices. There are many different types of memory including random-access memory (RAM), read only memory (ROM), dynamic random access memory (DRAM), synchronous dynamic random access memory (SDRAM), and flash memory.

A flash memory is a type of memory that can be erased and reprogrammed in blocks instead of one byte at a time. Each of the memory cells includes a floating gate field-effect transistor capable of holding a charge. Each of the cells can be electrically programmed on a random basis by charging the floating gate. The data in a cell is determined by the presence or absence of the charge in the floating gate. The charge can be removed from the floating gate by a block erase operation.

FIG. 1 illustrates a simplified cross-sectional view of a typical flash memory device substrate. The substrate 100 is comprised of p-type silicon in which a plurality of n-wells 103, 104 are formed. A deep n-layer 101, in conjunction with the n-wells 103, 104, can produce an isolated p region 105 in which n-channel memory cells can be formed. For example, n+ source lines 106-109 are illustrated in FIG. 1.

This large p area 105 has a large capacitance, typically on the order of 5 to 10 nF, depending on the size of the memory device. During an erase operation, this capacitance has to be charged to 20V and back to 0V many times with verify operations performed in between the charge and discharge cycles. This requires a relatively large amount of current and time.

In addition to the large capacitance problem, memory devices can also experience an erase disturb condition that may eventually limit the number of times that a cell can be erased. Since all of the memory blocks of an array share the same substrate, unselected memory blocks also experience the 20V on their substrate during an erase operation. The unselected word lines are typically left floating during the erase operation such that coupling from the substrate causes these word lines to charge up to a high state. This can create a potential disturb condition. In a substantially similar way, the memory blocks can experience a program disturb condition in the memory substrate of FIG. 1.

For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a memory device that requires reduced current for memory operations and experiences reduced disturb conditions.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows a cross-sectional view of a typical prior art memory device substrate.

FIG. 2 shows a cross-sectional view of one embodiment of the memory device of the present invention with n-wells implanted in the source lines.

FIG. 3 shows a simplified schematic diagram of one embodiment of a NAND memory array of the present invention.

FIG. 4 shows a block diagram of one embodiment of an electronic system of the present invention.

FIG. 5 shows a cross-sectional view of another embodiment of the memory device of the present invention with n-wells implanted in the source lines.

FIG. 6 shows a cross-sectional view of another embodiment of the memory device of the present invention with an insulator layer.

DETAILED DESCRIPTION

In the following detailed description of the invention, reference is made to the accompanying drawings that form a part hereof and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims and equivalents thereof. The terms wafer or substrate used in the following description include any base semiconductor structure. Both are to be understood as including silicon-on-sapphire (SOS) technology, silicon-on-insulator (SOI) technology, thin film transistor (TFT) technology, doped and undoped semiconductors, epitaxial layers of a silicon supported by a base semiconductor structure, as well as other semiconductor structures well known to one skilled in the art. Furthermore, when reference is made to a wafer or substrate in the following description, previous process steps may have been utilized to form regions/junctions in the base semiconductor structure, and terms wafer or substrate include the underlying layers containing such regions/junctions.

The subsequent discussion of the embodiments of the present invention refers to the architecture of flash memory devices. However, the present invention is not limited to any one type of memory device.

FIG. 2 illustrates a cross-sectional view of one embodiment of the memory device of the present invention with n-wells implanted in the source lines. This figure is not drawn to scale.

The embodiment of FIG. 2 is illustrated with p-type silicon material and n-implants. However, the present invention is not limited to any one conductivity type or material choice. An alternate embodiment can use an n-type silicon or some other semiconductor material.

The embodiment is comprised of a p substrate 200 with an implanted n layer 201. In one embodiment, the p-type substrate 200 is p− doped and the implanted n layer 201 is an n− layer 201 that is implanted one micron below the surface of the substrate. However, this distance is for purposes of illustration only as the present invention is not limited to any one set of dimensions.

In an alternate embodiment, the buried layer 201 is an insulator layer, as illustrated in FIG. 6. Such a layer 201 could be used in silicon-on-insulator technology.

A plurality of deep n-wells 203, 204 are implanted substantially down to the n-layer 201. This leaves a p-type area that is isolated from the remainder of the substrate 200. The n− areas 203, 204 can be used to form p-channel transistors for various circuits of the memory device. The isolated p-type area can then be used to form n-channel elements. A memory die may contain a large quantity of n-well areas as illustrated in FIG. 2.

A plurality of source lines 205-208 are implanted into the isolated p area. In the illustrated embodiment, these areas are n+ areas. The quantity of source lines 205-208 depends on the quantity of blocks formed in the p-type isolated area. In one embodiment, there are 2048 blocks and, therefore, 2048 source lines 205-208. Alternate embodiments may use different quantities of source lines.

A plurality of n regions 230-233 are superimposed over the n+ source implants 205-208. In one embodiment, these isolating strips are n− regions 230-233 that extend through the source lines 205-208 and substantially down to the n− layer 201, effectively dividing up the isolated p-type area into a plurality of isolated sub-regions 220-224 that are p-type areas. Separate memory blocks 250, 251 can then be fabricated in each sub-region 220-224. In an alternate embodiment, more than one memory block may be fabricated in each sub-region 220-224.

In one embodiment, the implanted n+ source lines 205-208 have the same width as the implanted n− regions 230-233, as illustrated in FIG. 5. In an alternate embodiment, the source lines 205-208 have a greater width than the n− regions 230-233 as illustrated by the dotted lines of FIG. 5. The substrate of FIG. 2 is not illustrated to scale. The n− regions 203, 204, 230-233 of the present invention are not required to be any fixed width. For example, the n− wells 203, 204 can be the same size as the n− regions 230-233 that divide up the isolated p-type area.

If the n+ source lines 205-208 are made wider than the n− regions 230-233, this may have a negative impact on the density of the memory. Larger source lines 205-208 would mean larger memory strings in each isolated region 220-224, thus requiring more substrate space for a given amount of memory. In such an embodiment, the n-well implants 230-233 may not be used for every memory string.

For example, one embodiment may use the n-well implants 230-233 every sixteen strings. This would reduce the overhead required for each implant 230-233 while still isolating every sixteen memory blocks. Alternate embodiments can form the implants 230-233 at N intervals where N>1.

The segregation of each of the isolated p-type regions 220-224 of the present invention substantially reduces the amount of capacitance inherent in each region 220-224. Therefore, the amount of charge required to take one, or a small quantity of, such region 220-224 to 20V and back to 0V for an erase operation on memory block or blocks resident in a respective region is substantially reduced. The disturb condition is also improved since not all of the memory strings experience the high voltages for erase and program operations. Only one block or, depending on the embodiment, a small quantity of blocks have their isolated substrate biased at the higher voltage.

FIG. 3 illustrates a simplified diagram of one embodiment for a portion of a NAND flash memory array of the present invention. The memory array of FIG. 3, for purposes of clarity, does not show all of the elements typically required in a memory array. For example, only two bit lines are shown (BL1 and BL2) when the number of bit lines required actually depends upon the memory density. The bit lines are subsequently referred to as (BL1-BLN).

The array is comprised of an array of floating gate cells 301 arranged in series columns 304, 305. Each of the floating gate cells 301 are coupled drain to source in each series chain 304, 305. A word line (WL0-WL31) that spans across multiple series strings 304, 305 is coupled to the control gates of every floating gate cell in a row in order to control their operation. The bit lines (BL1-BLN) are eventually coupled to sense amplifiers (not shown) that detect the state of each cell.

In operation, the word lines (WL0-WL31) select the individual floating gate memory cells in the series chain 304, 305 to be written to or read from and operate the remaining floating gate memory cells in each series string 304, 305 in a pass through mode. Each series string 304, 305 of floating gate memory cells is coupled to a source line 306 by a source select gate 316, 317 and to an individual bit line (BL1-BLN) by a drain select gate 312, 313. The source select gates 316, 317 are controlled by a source select gate control line SG(S) 318 coupled to their control gates. The drain select gates 312, 313 are controlled by a drain select gate control line SG(D) 314.

During a typical prior art programming operation, the selected word line for the flash memory cell to be programmed is biased with a series of incrementing voltage programming pulses that start at an initial voltage that is greater than a predetermined programming voltage (e.g., approximately 16V). After each programming pulse, a verification operation with a word line voltage of 0V is performed to determine if the cell's threshold voltage V_(t) has increased to the properly programmed level (e.g., 0.5V).

The unselected word lines for the remaining cells are typically biased at a voltage that is less than the programming voltage (e.g., approximately 10V) during the program operation. In one embodiment, the unselected word line voltages can be any voltage above ground potential. Each of the memory cells is programmed in a substantially similar fashion.

The memory cells are usually grouped into memory blocks. A block is typically defined by the total number of bits per word line multiplied by the total number of cells per string. A block is further broken down into pages. A memory block is typically comprised of 64 pages.

FIG. 4 illustrates a functional block diagram of a memory device 400 of one embodiment of the present invention that is coupled to a processor 410. The processor 410 may be a microprocessor, a processor, or some other type of controlling circuitry. The memory device 400 and the processor 410 form part of an electronic system 420. The memory device 400 has been simplified to focus on features of the memory that are helpful in understanding the present invention.

The memory device includes an array of memory cells 430. In one embodiment, the memory cells are non-volatile floating-gate memory cells and the memory array 430 is arranged in banks of rows and columns as illustrated in the embodiment of FIG. 3.

An address buffer circuit 440 is provided to latch address signals provided on address input connections A0-Ax 442. Address signals are received and decoded by a row decoder 444 and a column decoder 446 to access the memory array 430. It will be appreciated by those skilled in the art, with the benefit of the present description, that the number of address input connections depends on the density and architecture of the memory array 430. That is, the number of addresses increases with both increased memory cell counts and increased bank and block counts.

The above-described embodiments have focused on a NAND architecture memory array. However, the present invention is not limited to this architecture. The embodiments of the memory block erase method of the present invention can be used in any architecture of memory device (e.g., NAND, NOR, AND).

The memory device 400 reads data in the memory array 430 by sensing voltage or current changes in the memory array columns using sense/latch circuitry 450. The sense/latch circuitry, in one embodiment, is coupled to read and latch a row of data from the memory array 430. Data input and output buffer I/O circuitry 460 is included for bidirectional data communication over a plurality of data connections 462 with the controller 410). Write circuitry 455 is provided to write data to the memory array.

Control circuitry 470 decodes signals provided on control connections 472 from the processor 410. These signals are used to control the operations on the memory array 430, including data read, data write, and erase operations. The control circuitry 470 may be a state machine, a sequencer, or some other type of controller.

The flash memory device illustrated in FIG. 4 has been simplified to facilitate a basic understanding of the features of the memory. A more detailed understanding of internal circuitry and functions of flash memories are known to those skilled in the art.

CONCLUSION

In summary, the implanted n-wells and n− regions of the present invention isolate individual memory blocks or smaller quantities of memory blocks, depending on the embodiment. This reduces the disturb caused by biasing of a particular memory block. Additionally, the charge required to raise an individual p-type region to 20V for an erase operation is substantially reduced due to the segregation of each memory block area. Cycle times with the present invention are also reduced due to the reduced time required

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiments shown. Many adaptations of the invention will be apparent to those of ordinary skill in the art. Accordingly, this application is intended to cover any adaptations or variations of the invention. It is manifestly intended that this invention be limited only by the following claims and equivalents thereof. 

What is claimed is:
 1. A flash memory device comprising: a substrate comprising a semiconductor material having a first conductivity; an isolated area of the substrate comprising the first conductivity and formed from implanted regions having a second conductivity that is different from the first conductivity and a buried insulator layer comprising an insulator material, the isolated area further comprising a plurality of source lines; and a plurality of isolating strips comprising the second conductivity implanted in the isolated area and extending substantially to the insulator layer to form a plurality of isolated sub-regions within the isolated area wherein each isolating strip is formed over a respective source line and has a width that is less than the source line.
 2. The flash memory device of claim 1 wherein the substrate comprises p-type silicon.
 3. The flash memory device of claim 1 wherein the source lines are n+ implanted source lines.
 4. The flash memory device of claim 1 wherein the plurality of isolated sub-regions are p-type silicon.
 5. The flash memory device of claim 1 wherein the isolating strips are n− doped regions.
 6. The flash memory device of claim 1 wherein the implanted regions are n− doped regions.
 7. A memory device comprising: a substrate having a first conductivity; a buried insulator layer implanted in the substrate; a plurality of wells, having a second conductivity that is different than the first conductivity, implanted in the substrate to the buried insulator layer to form an isolated area of the first conductivity; a plurality of source lines implanted within the isolated area; a plurality of isolating strips, having the second conductivity, implanted over at least one of the source lines and extending substantially to the buried insulator layer to form a plurality of isolated sub-regions within the isolated area, each isolating strip having a smaller width than its respective source line; and at least one memory block formed in each isolated sub-region.
 8. The memory device of claim 7 wherein the substrate comprises a p doping, the plurality of wells and isolating strips comprise an n− doping, and the source lines comprise an n+ doping.
 9. The memory device of claim 7 wherein each sub-region comprises a plurality of memory blocks.
 10. A system comprising: controlling circuitry configured to generate memory signals; and a memory device, coupled to the controlling circuitry and operating in response to the memory signals, the memory device comprising: a substrate comprising a semiconductor material having a first conductivity; an isolated area of the substrate having the first conductivity and formed from implanted regions having a second conductivity, that is different from the first conductivity, and a buried insulator layer; a plurality of source lines implanted within the isolated area; and a plurality of isolating strips comprising the second conductivity implanted over a predetermined quantity of the source lines and extending substantially to the buried layer to form a plurality of isolated sub-regions within the isolated area, wherein each isolating strip has a width that is less than its respective source line.
 11. The system of claim 10 wherein the memory device comprises one of a NAND architecture, a NOR architecture, or an AND architecture.
 12. The system of claim 10 wherein each sub-region comprises at least one flash memory block.
 13. A system comprising: controlling circuitry configured to control the system; and a memory device, coupled to the controlling circuitry, the memory device comprising: a substrate comprising a material having a first conductivity; an isolated area of the substrate having the first conductivity and formed from implanted regions having a second conductivity, that is different from the first conductivity, and a buried insulator layer; a plurality of source lines formed within the isolated area and comprising the second conductivity; and a plurality of isolating strips comprising the second conductivity, each isolating strip formed over a respective one of the source lines, having a width that is less than its respective source line, and extending substantially to the buried layer to form a plurality of isolated sub-regions within the isolated area.
 14. The system of claim 13 wherein the isolated area comprises a silicon-on-insulator area.
 15. The system of claim 13 and further including forming a plurality of memory cells coupled in series to each source line.
 16. The system of claim 15 wherein the plurality of memory cells are floating gate memory cells.
 17. The system of claim 15 wherein each sub-region formed by a pair of isolating strips comprises a plurality of series strings of memory cells.
 18. The system of claim 13 wherein an isolating strip is formed over its respective source line every sixteen series strings of memory cells. 